|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Overrides
include/llvm/CodeGen/TargetSubtargetInfo.h 95 virtual const TargetInstrInfo *getInstrInfo() const { return nullptr; }
References
lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp 572 const SIInstrInfo *TII = STM.getInstrInfo();
621 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp 522 const SIInstrInfo *TII = Subtarget->getInstrInfo();
566 Subtarget->getInstrInfo()->get(N->getMachineOpcode());
1580 static_cast<const SIInstrInfo *>(Subtarget->getInstrInfo());
1647 const SIInstrInfo *TII = Subtarget->getInstrInfo();
2639 static_cast<const SIInstrInfo *>(Subtarget->getInstrInfo());
lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp 51 : InstructionSelector(), TII(*STI.getInstrInfo()),
lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp 1087 verify(*ST.getInstrInfo());
lib/Target/AMDGPU/AMDGPUMCInstLower.cpp 265 if (!STI.getInstrInfo()->verifyInstruction(*MI, Err)) {
345 AMDGPUInstPrinter InstPrinter(*TM.getMCAsmInfo(), *STI.getInstrInfo(),
lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp 2876 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp 92 TII(Subtarget.getInstrInfo()) {
lib/Target/AMDGPU/GCNDPPCombine.cpp 560 TII = ST.getInstrInfo();
lib/Target/AMDGPU/GCNHazardRecognizer.cpp 45 TII(*ST.getInstrInfo()),
605 const SIInstrInfo *TII = ST.getInstrInfo();
632 const SIInstrInfo *TII = ST.getInstrInfo();
645 const SIInstrInfo *TII = ST.getInstrInfo();
658 const SIInstrInfo *TII = ST.getInstrInfo();
673 const SIInstrInfo *TII = ST.getInstrInfo();
785 const SIInstrInfo *TII = ST.getInstrInfo();
810 const SIInstrInfo *TII = ST.getInstrInfo();
850 const SIInstrInfo *TII = ST.getInstrInfo();
871 const SIInstrInfo *TII = ST.getInstrInfo();
940 const SIInstrInfo *TII = ST.getInstrInfo();
964 const SIInstrInfo *TII = ST.getInstrInfo();
1047 const SIInstrInfo *TII = ST.getInstrInfo();
1127 const SIInstrInfo *TII = ST.getInstrInfo();
1145 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIAddIMGInit.cpp 65 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIFixSGPRCopies.cpp 592 TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIFixVGPRCopies.cpp 51 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIFixupVectorISel.cpp 225 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIFoldOperands.cpp 1448 TII = ST->getInstrInfo();
lib/Target/AMDGPU/SIFormMemoryClauses.cpp 312 const SIInstrInfo *TII = ST->getInstrInfo();
lib/Target/AMDGPU/SIFrameLowering.cpp 190 const SIInstrInfo *TII = ST.getInstrInfo();
405 const SIInstrInfo *TII = ST.getInstrInfo();
538 const SIInstrInfo *TII = ST.getInstrInfo();
693 const SIInstrInfo *TII = ST.getInstrInfo();
835 const SIInstrInfo *TII = ST.getInstrInfo();
1106 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIISelLowering.cpp 919 *MF.getSubtarget<GCNSubtarget>().getInstrInfo(),
924 *MF.getSubtarget<GCNSubtarget>().getInstrInfo(),
982 *MF.getSubtarget<GCNSubtarget>().getInstrInfo(),
1027 MFI->getGWSPSV(*MF.getSubtarget<GCNSubtarget>().getInstrInfo());
1991 const TargetInstrInfo *TII = Subtarget->getInstrInfo();
3032 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
3103 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
3123 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
3392 const SIInstrInfo *TII = ST.getInstrInfo();
3483 const SIInstrInfo *TII = ST.getInstrInfo();
3583 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
3788 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
3810 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
8132 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
8364 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
8461 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
9101 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
10295 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
10388 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
10473 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
10710 const SIInstrInfo *TII = ST.getInstrInfo();
10761 const SIInstrInfo *TII = getSubtarget()->getInstrInfo();
10835 const SIRegisterInfo &TRI = ST.getInstrInfo()->getRegisterInfo();
lib/Target/AMDGPU/SIInsertSkips.cpp 431 TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIInsertWaitcnts.cpp 1446 TII = ST->getInstrInfo();
lib/Target/AMDGPU/SILoadStoreOptimizer.cpp 1837 TII = STM->getInstrInfo();
lib/Target/AMDGPU/SILowerControlFlow.cpp 496 TII = ST.getInstrInfo();
lib/Target/AMDGPU/SILowerI1Copies.cpp 437 const SIInstrInfo *TII = ST.getInstrInfo();
460 TII = ST->getInstrInfo();
lib/Target/AMDGPU/SILowerSGPRSpills.cpp 232 TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIMemoryLegalizer.cpp 651 TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIModeRegister.cpp 378 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIOptimizeExecMasking.cpp 273 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp 193 const SIInstrInfo *TII = ST.getInstrInfo();
299 TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIPeepholeSDWA.cpp 1212 TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp 168 TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIRegisterInfo.cpp 353 const SIInstrInfo *TII = ST.getInstrInfo();
379 const SIInstrInfo *TII = ST.getInstrInfo();
552 const SIInstrInfo *TII = ST.getInstrInfo();
579 const SIInstrInfo *TII = ST.getInstrInfo();
626 const SIInstrInfo *TII = ST.getInstrInfo();
760 const SIInstrInfo *TII = ST.getInstrInfo();
878 const SIInstrInfo *TII = ST.getInstrInfo();
990 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIShrinkInstructions.cpp 228 const SIInstrInfo *TII = ST.getInstrInfo();
555 const SIInstrInfo *TII = ST.getInstrInfo();
lib/Target/AMDGPU/SIWholeQuadMode.cpp 885 TII = ST->getInstrInfo();