|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
lib/Target/ARM/ARMISelLowering.cpp 8617 N0 = DAG.getNode(ISD::ZERO_EXTEND, dl, MVT::v8i16, N0);
8617 N0 = DAG.getNode(ISD::ZERO_EXTEND, dl, MVT::v8i16, N0);
8620 N2 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, MVT::v4i16, N0,
8624 N0 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, MVT::v4i16, N0,
8624 N0 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, MVT::v4i16, N0,
8629 N0 = LowerSDIV_v4i16(N0, N1, dl, DAG); // v4i16
8629 N0 = LowerSDIV_v4i16(N0, N1, dl, DAG); // v4i16
8632 N0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v8i16, N0, N2);
8632 N0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v8i16, N0, N2);
8633 N0 = LowerCONCAT_VECTORS(N0, DAG, ST);
8633 N0 = LowerCONCAT_VECTORS(N0, DAG, ST);
8635 N0 = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::v8i8,
8638 N0);
8639 return N0;
8645 N0 = DAG.getNode(ISD::ZERO_EXTEND, dl, MVT::v4i32, N0);
8645 N0 = DAG.getNode(ISD::ZERO_EXTEND, dl, MVT::v4i32, N0);
8647 N0 = DAG.getNode(ISD::SINT_TO_FP, dl, MVT::v4f32, N0);
8647 N0 = DAG.getNode(ISD::SINT_TO_FP, dl, MVT::v4f32, N0);
8669 N0 = DAG.getNode(ISD::FMUL, dl, MVT::v4f32, N0, N2);
8669 N0 = DAG.getNode(ISD::FMUL, dl, MVT::v4f32, N0, N2);
8670 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4i32, N0);
8670 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4i32, N0);
8672 N0 = DAG.getNode(ISD::ADD, dl, MVT::v4i32, N0, N1);
8672 N0 = DAG.getNode(ISD::ADD, dl, MVT::v4i32, N0, N1);
8673 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32, N0);
8673 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32, N0);
8676 N0 = DAG.getNode(ISD::FP_TO_SINT, dl, MVT::v4i32, N0);
8676 N0 = DAG.getNode(ISD::FP_TO_SINT, dl, MVT::v4i32, N0);
8677 N0 = DAG.getNode(ISD::TRUNCATE, dl, MVT::v4i16, N0);
8677 N0 = DAG.getNode(ISD::TRUNCATE, dl, MVT::v4i16, N0);
8678 return N0;