reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35

; RUN: llc -O2 -march=hexagon < %s
; REQUIRES: asserts

%0 = type { [2 x [8 x [16 x i8]]], [4 x [16 x %1*]] }
%1 = type { i32, i32, i8, i8, %2, %6* }
%2 = type { i32, i32, %3*, i8, i16, i16, i8 }
%3 = type { i16, i16, %4, i16, i8, i16, %5, i32 }
%4 = type { i32 }
%5 = type { i16, i16 }
%6 = type { %7* }
%7 = type { [16 x i16], [16 x i16] }

; Function Attrs: norecurse nounwind
define void @f0(%0* nocapture %a0) #0 {
b0:
  br label %b1

b1:                                               ; preds = %b1, %b0
  %v0 = phi i32 [ 0, %b0 ], [ %v6, %b1 ]
  %v1 = getelementptr inbounds %0, %0* %a0, i32 0, i32 1, i32 3, i32 %v0
  %v2 = bitcast %1** %v1 to i32*
  %v3 = load i32, i32* %v2, align 4
  store i32 %v3, i32* undef, align 4
  %v4 = getelementptr inbounds %0, %0* %a0, i32 0, i32 1, i32 0, i32 %v0
  %v5 = bitcast %1** %v4 to i32*
  store i32 %v3, i32* %v5, align 4
  %v6 = add nuw nsw i32 %v0, 1
  %v7 = icmp eq i32 %v6, 16
  br i1 %v7, label %b2, label %b1

b2:                                               ; preds = %b1
  ret void
}

attributes #0 = { norecurse nounwind "target-cpu"="hexagonv60" "target-features"="+hvx,+hvx-length64b" }