1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
| #RUN: not llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: global-isel, aarch64-registered-target
---
name: test_fcmp
legalized: true
regBankSelected: false
selected: false
tracksRegLiveness: true
liveins:
body: |
bb.0:
%0:_(s32) = G_FCONSTANT float 0.0
%1:_(s32) = G_FCONSTANT float 1.0
; Vector result, scalar source
; CHECK: Bad machine code: Generic vector icmp/fcmp must preserve number of lanes
%2:_(<2 x s1>) = G_FCMP floatpred(oeq), %0, %1
; Scalar result, vector source
; CHECK: Bad machine code: Generic vector icmp/fcmp must preserve number of lanes
%3:_(<2 x s32>) = G_IMPLICIT_DEF
%4:_(<2 x s32>) = G_IMPLICIT_DEF
%5:_(s1) = G_FCMP floatpred(oeq), %3, %4
; mismatched element count
; CHECK: Bad machine code: Generic vector icmp/fcmp must preserve number of
%6:_(<2 x s32>) = G_IMPLICIT_DEF
%7:_(<2 x s32>) = G_IMPLICIT_DEF
%8:_(<4 x s1>) = G_FCMP floatpred(oeq), %6, %7
; mismatched scalar element type
; CHECK: *** Bad machine code: Type mismatch in generic instruction ***
%9:_(s32) = G_FCONSTANT float 0.0
%10:_(s64) = G_FCONSTANT float 1.0
%11:_(s1) = G_FCMP floatpred(oeq), %9, %10
...
|