reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenDAGISel.inc
115097     const APFloat & Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
115394     const APFloat & Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
115401     const APFloat & Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
115408     const APFloat & Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
115415     const APFloat & Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
115736       APFloat InVal = N->getValueAPF();
115744       APFloat InVal = N->getValueAPF();
115753   N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);
115759       APFloat InVal = N->getValueAPF();
115767       APFloat InVal = N->getValueAPF();
115768       uint32_t enc = AArch64_AM::encodeAdvSIMDModImmType10(N->getValueAPF()
115778   N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);
gen/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc
79856   N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);
79882   N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);
gen/lib/Target/AMDGPU/R600GenDAGISel.inc
12326 return N->getValueAPF().isZero();
gen/lib/Target/ARM/ARMGenDAGISel.inc
54766       return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
54774       return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
54782       return ARM_AM::getFP16Imm(N->getValueAPF()) != -1;
55193       APFloat InVal = N->getValueAPF();
55201       APFloat InVal = N->getValueAPF();
55209       APFloat InVal = N->getValueAPF();
gen/lib/Target/Hexagon/HexagonGenDAGISel.inc
73130   APInt I = N->getValueAPF().bitcastToAPInt();
gen/lib/Target/NVPTX/NVPTXGenDAGISel.inc
71555     float f = (float)N->getValueAPF().convertToFloat();
71564     float f = (float)N->getValueAPF().convertToFloat();
71573     double d = (double)N->getValueAPF().convertToDouble();
71582     double d = (double)N->getValueAPF().convertToDouble();
72295   return &N->getValueAPF().getSemantics() == &llvm::APFloat::IEEEdouble() &&
72296          N->getValueAPF().convertToDouble() == 1.0;
72304   return &N->getValueAPF().getSemantics() == &llvm::APFloat::IEEEsingle() &&
72305          N->getValueAPF().convertToFloat() == 1.0f;
gen/lib/Target/X86/X86GenDAGISel.inc
254444     const APFloat & Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
254451     const APFloat & Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
254458     const APFloat & Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
254465     const APFloat & Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
lib/CodeGen/SelectionDAG/DAGCombiner.cpp
12411          (N1.hasOneUse() && !TLI.isFPImmLegal(N1CFP->getValueAPF(), VT,
12542       const APFloat &N1APF = N1CFP->getValueAPF();
12676     const APFloat &V = N1C->getValueAPF();
12722   if ((VT == MVT::f32 && ExponentC->getValueAPF().isExactlyValue(1.0f/3.0f)) ||
12723       (VT == MVT::f64 && ExponentC->getValueAPF().isExactlyValue(1.0/3.0))) {
12749   bool ExponentIs025 = ExponentC->getValueAPF().isExactlyValue(0.25);
12750   bool ExponentIs075 = ExponentC->getValueAPF().isExactlyValue(0.75);
13200       APFloat CVal = CFP1->getValueAPF();
13224     const APFloat &C0 = N0CFP->getValueAPF();
13225     const APFloat &C1 = N1CFP->getValueAPF();
15214         StoreInt |= C->getValueAPF()
16074       Tmp = DAG.getConstant((uint32_t)CFP->getValueAPF().
16086       Tmp = DAG.getConstant(CFP->getValueAPF().bitcastToAPInt().
16097       uint64_t Val = CFP->getValueAPF().bitcastToAPInt().getZExtValue();
19485         Bits = cast<ConstantFPSDNode>(Elt)->getValueAPF().bitcastToAPInt();
19990       TLI.isFPImmLegal(TV->getValueAPF(), TV->getValueType(0), ForCodeSize) ||
19991       TLI.isFPImmLegal(FV->getValueAPF(), FV->getValueType(0), ForCodeSize))
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
  307   APFloat APF = CFP->getValueAPF();
  441       SDValue Con = DAG.getConstant(CFP->getValueAPF().
  451         SDValue Con = DAG.getConstant(CFP->getValueAPF().bitcastToAPInt().
  461         const APInt &IntVal = CFP->getValueAPF().bitcastToAPInt();
 3163     if (!TLI.isFPImmLegal(CFP->getValueAPF(), Node->getValueType(0),
lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp
  145     uint64_t words[2] = { CN->getValueAPF().bitcastToAPInt().getRawData()[1],
  146                           CN->getValueAPF().bitcastToAPInt().getRawData()[0] };
  152     return DAG.getConstant(CN->getValueAPF().bitcastToAPInt(), SDLoc(CN),
 1184   APInt C = cast<ConstantFPSDNode>(N)->getValueAPF().bitcastToAPInt();
 2128   SDValue C = DAG.getConstant(CFPNode->getValueAPF().bitcastToAPInt(), DL,
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
  115   return getValueAPF().bitwiseIsEqual(V);
  182     if (CFPN->getValueAPF().bitcastToAPInt().countTrailingOnes() < EltSize)
  221       if (CFPN->getValueAPF().bitcastToAPInt().countTrailingZeros() < EltSize)
 2039     APFloat::cmpResult R = N1CFP->getValueAPF().compare(N2CFP->getValueAPF());
 2039     APFloat::cmpResult R = N1CFP->getValueAPF().compare(N2CFP->getValueAPF());
 2100   } else if ((N2CFP && N2CFP->getValueAPF().isNaN()) ||
 2446     Known.One = C->getValueAPF().bitcastToAPInt();
 3991     return !C->getValueAPF().isNaN() ||
 3992            (SNaN && !C->getValueAPF().isSignaling());
 4356     APFloat V = C->getValueAPF();    // make copy
 4987     APFloat C1 = N1CFP->getValueAPF(), C2 = N2CFP->getValueAPF();
 4987     APFloat C1 = N1CFP->getValueAPF(), C2 = N2CFP->getValueAPF();
 5011     APFloat C1 = N1CFP->getValueAPF();    // make copy
 5458       APFloat  V1 = N1CFP->getValueAPF();
 5459       const APFloat &V2 = N2CFP->getValueAPF();
 5460       const APFloat &V3 = N3CFP->getValueAPF();
 7163     if (YC->getValueAPF().isNegZero())
 7168     if (YC->getValueAPF().isPosZero())
 7174     if (YC->getValueAPF().isExactlyValue(1.0))
 9394       SplatValue.insertBits(CN->getValueAPF().bitcastToAPInt(), BitPos);
 9497     const APFloat &APF = CN->getValueAPF();
lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp
  571     if (&CSDN->getValueAPF().getSemantics() == &APFloat::IEEEsingle())
  572       OS << '<' << CSDN->getValueAPF().convertToFloat() << '>';
  573     else if (&CSDN->getValueAPF().getSemantics() == &APFloat::IEEEdouble())
  574       OS << '<' << CSDN->getValueAPF().convertToDouble() << '>';
  577       CSDN->getValueAPF().bitcastToAPInt().print(OS, false);
lib/CodeGen/SelectionDAG/TargetLowering.cpp
 3698     assert(!CFP->getValueAPF().isNaN() && "Unexpected NaN value");
 3723       if (CFP->getValueAPF().isInfinity()) {
 3724         if (CFP->getValueAPF().isNegative()) {
 5369            isFPImmLegal(neg(cast<ConstantFPSDNode>(Op)->getValueAPF()), VT,
 5385              isFPImmLegal(neg(cast<ConstantFPSDNode>(N)->getValueAPF()), VT,
 5472     APFloat V = cast<ConstantFPSDNode>(Op)->getValueAPF();
 5483       APFloat V = cast<ConstantFPSDNode>(C)->getValueAPF();
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
 2600     FVal = CN->getValueAPF();
lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
   95     Out = C->getValueAPF().bitcastToAPInt().getSExtValue();
  528       return TII->isInlineConstant(-C->getValueAPF().bitcastToAPInt());
  535       return TII->isInlineConstant(C->getValueAPF().bitcastToAPInt());
  818       Imm = FP->getValueAPF().bitcastToAPInt().getZExtValue();
 2623       C->getValueAPF().bitcastToAPInt().getZExtValue() << 16, SL, MVT::i32);
lib/Target/AMDGPU/AMDGPUISelLowering.cpp
 3605     if (Subtarget->hasInv2PiInlineImm() && isInv2Pi(C->getValueAPF()))
 3865   const APFloat &Val = CFP->getValueAPF();
 3927       const APInt &Val = C->getValueAPF().bitcastToAPInt();
lib/Target/AMDGPU/R600ISelLowering.cpp
  935     return CFP->getValueAPF().isZero();
 2170       float FloatValue = FPC->getValueAPF().convertToFloat();
 2178         ImmValue = FPC->getValueAPF().bitcastToAPInt().getZExtValue();
lib/Target/AMDGPU/SIISelLowering.cpp
 8720     auto F = CFP->getValueAPF();
 8917     return getCanonicalConstantFP(DAG, SDLoc(N), VT, CFP->getValueAPF());
 8940                                               CFP->getValueAPF());
 8980       SDValue Canon1 = getCanonicalConstantFP(DAG, SL, VT, CRHS->getValueAPF());
 9074   APFloat::cmpResult Cmp = K0->getValueAPF().compare(K1->getValueAPF());
 9074   APFloat::cmpResult Cmp = K0->getValueAPF().compare(K1->getValueAPF());
 9104          TII->isInlineConstant(K0->getValueAPF().bitcastToAPInt())) &&
 9106          TII->isInlineConstant(K1->getValueAPF().bitcastToAPInt()))) {
 9846     const APFloat &APF = CRHS->getValueAPF();
 9915   const APFloat &F = CSrc->getValueAPF();
lib/Target/ARM/ARMISelLowering.cpp
 4158     return CFP->getValueAPF().isPosZero();
 6514   const APFloat &FPVal = CFP->getValueAPF();
lib/Target/Hexagon/HexagonISelDAGToDAG.cpp
  701   APInt A = CN->getValueAPF().bitcastToAPInt();
lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp
  527       cast<ConstantFPSDNode>(N)->getValueAPF(), SDLoc(N), MVT::f16);
lib/Target/NVPTX/NVPTXISelLowering.cpp
 1926       cast<ConstantFPSDNode>(Op->getOperand(0))->getValueAPF().bitcastToAPInt();
 1928       cast<ConstantFPSDNode>(Op->getOperand(1))->getValueAPF().bitcastToAPInt();
lib/Target/PowerPC/PPCISelLowering.cpp
 1446     return CFP->getValueAPF().isZero();
 2179     Value = FloatToBits(CN->getValueAPF().convertToFloat());
lib/Target/RISCV/RISCVISelLowering.cpp
  943       APInt V = C->getValueAPF().bitcastToAPInt();
lib/Target/Sparc/SparcISelLowering.cpp
 3067   APInt V = C->getValueAPF().bitcastToAPInt();
lib/Target/SystemZ/SystemZISelDAGToDAG.cpp
 1596     APFloat Imm = cast<ConstantFPSDNode>(Node)->getValueAPF();
lib/Target/X86/X86ISelLowering.cpp
 6059     APInt RawBits = Cst->getValueAPF().bitcastToAPInt();
 6095       APInt RawBits = Cst->getValueAPF().bitcastToAPInt();
 9659         ConstVecOps[i] = ConstantFP::get(Context, C->getValueAPF());
10478         APInt Val = Cst->getValueAPF().bitcastToAPInt();
19851     APFloat APF = Op0CN->getValueAPF();